MSc Karmakar

1. A Low Power Continuous-Time Zoom ADC for Audio Applications
   B. Gönen; S. Karmakar; R. van Veldhoven; K. A. A. Makinwa;
   In Dig. Techn. Paper IEEE Symposium on VLSI Circuits (VLSI),
   6 2019. DOI: 10.23919/VLSIC.2019.8778021

2. A 280μW Dynamic Zoom ADC With 120 dB DR and 118 dB SNDR in 1 kHz BW
   S. Karmakar; B. Gonen; F. Sebstiano; R. van Veldhoven; K. A. A. Makinwa;
   IEEE Journal of Solid-State Circuits,
   Volume 53, Issue 12, pp. 3497-3507, 12 2018. DOI: 10.1109/JSSC.2018.2865466
   
   Abstract: ...

   This paper presents a dynamic zoom analog-to-digital converter for use in low-bandwidth (<1 kHz) instrumentation applications. It employs a high-speed asynchronous successive approximation register (SAR) ADC that dynamically updates the references of a fully differential ΔΣ ADC. Compared to previous zoom ADCs, faster reference updates relax the loop filter requirements, thus allowing the adoption of energy-efficient amplifiers. Fabricated in a 0.16- μm CMOS process, the prototype occupies 0.26 mm 2 and achieves 119.1-dB peak signal-to-noise ratio (SNR), 118.1-dB peak signal-to-noise-and-distortion-ratio (SNDR), and 120.3-dB dynamic range (DR) in a 1-kHz bandwidth while consuming 280 μW . This results in a Schreier figure of merit (FoM) of 185.8 dB.

3. A 280μW dynamic-zoom ADC with 120dB DR and 118dB SNDR in 1kHz BWA 280μW dynamic-zoom ADC with 120dB DR and 118dB SNDR in 1kHz BW
   S. Karmakar; B. Gònen; F. Sebastiano; R. van Veldhoven; K.A.A. Makinwa;
   In Dig. Techn. Papers IEEE International Solid-State Circuits Conference (ISSCC),
   pp. 238-240, 2 2018. DOI: 10.1109/ISSCC.2018.8310272

BibTeX support